



PATENT

-1-

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of

Yuri Mirgorodski et al.

Application No.: 10/664,469

Filed: September 17, 2003

For: A METHOD OF PMOS STACKED-
GATE MEMORY CELL
PROGRAMMING ENHANCEMENT
UTILIZING STAIR-LIKE PULSES OF
CONTROL GATE VOLTAGE

Confirmation No.: Unknown

Group Art Unit: Unknown

Examiner: Unknown

SUBMISSION OF FORMAL DRAWINGS

121 Spear Street, Suite 290
San Francisco, CA 94105
(415) 512-1312

Commissioner for Patents
Attn: Official Draftsperson
P.O. Box 1450
Alexandria, VA 22313-1450

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited
with the United States Postal Service as First Class Mail in an
envelope, addressed to: Commissioner for Patents, P.O. Box
1450, Alexandria, VA 22313-1450 on December 10, 2003.

STALLMAN & POLLOCK LLP

Dated: 12/10/03

By: 

Janet Chan

Sir:

Enclosed are two (2) sheets of formal drawings for filing in the above-referenced
application.

Respectfully submitted,

STALLMAN & POLLOCK LLP

Dated: December 10, 2003

By: 

Michael J. Pollock
Reg. No. 29,098

Attorneys for Applicant(s)